R
Riccardo Raffini
Guest
Riccardo Raffini Asks: Why my register file operates abnormally
I tried to implement a 32x32 bit register file using Logisim, however once I have finished drawing and proceeded to test it by initializing the content of individuals registers to zero using the reset input, only some of them have reset, others have generated an error.
To clarify I have implemented all the sub-circuits used myself and have tested them individually and they work as required.
So, this is the register file and as you can see some outputs are red:
Each register is implemented in a sub-circuit composed of 32 flip flops D (as in the image shown here). The supercircuit error is actually caused by errors in one (or more) of the flip flops that make up the register
Going even deeper, analyzing the flip flops that give errors and the relative latches that compose them, the result is the following: (Note that the clock is enabled although not visible in the screenshots as I am debugging)
I can't explain why some registers and their sub-circuits work correctly while others give this kind of error. I don't think the error is related to my implementation but I'm not sure if the error depends on Logisim itself (I know it has several bugs and issues).
Any additional information or help is welcome as I personally have not found anything about it by searching the web.
I tried to implement a 32x32 bit register file using Logisim, however once I have finished drawing and proceeded to test it by initializing the content of individuals registers to zero using the reset input, only some of them have reset, others have generated an error.
To clarify I have implemented all the sub-circuits used myself and have tested them individually and they work as required.
So, this is the register file and as you can see some outputs are red:
Each register is implemented in a sub-circuit composed of 32 flip flops D (as in the image shown here). The supercircuit error is actually caused by errors in one (or more) of the flip flops that make up the register
Going even deeper, analyzing the flip flops that give errors and the relative latches that compose them, the result is the following: (Note that the clock is enabled although not visible in the screenshots as I am debugging)
I can't explain why some registers and their sub-circuits work correctly while others give this kind of error. I don't think the error is related to my implementation but I'm not sure if the error depends on Logisim itself (I know it has several bugs and issues).
Any additional information or help is welcome as I personally have not found anything about it by searching the web.
SolveForum.com may not be responsible for the answers or solutions given to any question asked by the users. All Answers or responses are user generated answers and we do not have proof of its validity or correctness. Please vote for the answer that helped you in order to help others find out which is the most helpful answer. Questions labeled as solved may be solved or may not be solved depending on the type of question and the date posted for some posts may be scheduled to be deleted periodically. Do not hesitate to share your response here to help other visitors like you. Thank you, solveforum.